

Europäisches Patentamt **European Patent Office** Office européen des brevets



EP 0 899 102 A2 (11)

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:

03.03.1999 Bulletin 1999/09

(51) Int. Cl.6: **B41J 2/045**

(21) Application number: 98115526.0

(22) Date of filing: 18.08.1998

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

Designated Extension States:

AL LT LV MK RO SI

(30) Priority: 18.08.1997 JP 221660/97

(71) Applicant: NEC CORPORATION Tokyo (JP)

(72) Inventor:

Kondou, Masaaki c/o NEC Niigata, Ltd. Kashiwazaki-shi, Niigata (JP)

(74) Representative:


Glawe, Delfs, Moll & Partner Patentanwälte Postfach 26 01 62 80058 München (DE)

(54)Inkjet head control system and method

(57)A control system for controlling a driving pulse applied to a piezoelectric element (112) of an inkjet head is disclosed. A variable-voltage source (104, 105) produces a control voltage (V_L, V_T) depending on a control signal (SL, ST) and a pulse generator (SW_L, SW_T, 106-109) generates the driving pulse (VDRV) having a

voltage waveform with a slope determined depending on the control voltage. A peak voltage of the driving pulse is monitored by a monitor (110, 111) and the control signal is adjusted so that the peak voltage (V_M) reaches a predetermined voltage (V_P).

FIG. 2



20

25

30

40

45

Description

[0001] The present invention relates to an inkjet recording apparatus which is capable of ejecting ink droplets by making use of a piezoelectric element, and more particularly to control system and method which controls a driving pulse applied to the piezoelectric element.

[0002] There has recently been a growing interest in non-impact recording methods, because noise while recording is extremely small to such a degree that it can be neglected. Particularly, inkjet recording methods are extremely effective in that they are structurally simple and that they can perform high-speed recording directly onto ordinary medium. There has been proposed an inkjet recording method making use of a piezoelectric element

[0003] In the inkjet recording method making use of a piezoelectric element, a driving pulse is applied to a selected piezoelectric element and thereby the piezoelectric element is deformed to eject an ink droplet. The waveform of the driving pulse is very important to stabilize the ink ejection and improve the quality of printing because the stable and proper waveform of the driving pulse produces the stable amount of ejected ink droplet and the optimal ejection velocity. However, a variation in waveform of the driving pulse is caused by variations in capacitance of piezoelectric element and characteristic of each circuit element, resulting in variations in amount and ejection velocity of ink droplet.

[0004] To stabilize the ink droplet ejection to improve the quality of printing, there has been proposed an inkjet head driver in Japanese Patent Unexamined Publication No. 6-182993. The inkjet head driver sets a driving pulse to a desired voltage by adjusting the time constant and the rising time of the driving pulse.

[0005] However, the rising time is adjusted by changing the variable resistor or replacing a resistor with another resistor. Therefore, it is necessary to do the resistor adjustment prior to shipments and such adjustment is a time-consuming step. Further, after shipments, it is very difficult to adjust the rising time to cancel out a variation in pulse waveform due to a change of ambient temperature, resulting in reduced stability of the quality of printing.

[0006] Another inkjet head driver has been proposed in Japanese Patent Unexamined Publication No. 8-112894. The inkjet head driver measures the slope of leading or trailing edge of a trapezoidal driving pulse and controls the output current of a variable current source depending on an error obtained by comparing the measured slope with a preset slope.

[0007] However, the conventional inkjet head driver needs the steps of slope measurement which is not simple, resulting in increased burden upon a control processor.

[0008] It is an objective of the present invention to provide control system and method for use in an inkjet

recording apparatus which can achieve the reliable and stable ink droplet ejection with simplified control.

[0009] According to the present invention, a control system for controlling a driving pulse applied to a piezo-electric element of an inkjet head is comprised of a variable-voltage source for producing a control voltage depending on a control signal; a pulse generator for generating a driving pulse having a voltage waveform with a slope determined depending on the control voltage; a monitor for monitoring a peak voltage of the driving pulse; and a controller for adjusting the control signal so that the peak voltage reaches a predetermined voltage.

[0010] As described above, the control signal is adjusted so that the peak voltage reaches the predetermined voltage and the waveform of the driving pulse is automatically set to a desired trapezoidal waveform with a slope determined depending on the control voltage. Therefore, the piezoelectric element properly deforms with stability even in the case of a change in temperature, resulting in the stable quality of printing.

[0011] Further, only the control voltage causes the slope and the height of the voltage waveform to be determined. Therefore, the waveform control is simplified with improved stability.

[0012] The above and other objects and advantages will become apparent from the following detailed description when read in conjunction with the accompanying drawings wherein:

FIG. 1 is a schematic block diagram showing the circuit configuration of an inkjet recording apparatus according to an embodiment according to the present invention;

FIG. 2 is a block diagram showing the more detailed circuit configuration of the embodiment as shown in FIG. 1;

FIG. 3 is a flow chart showing a control operation in the embodiment;

FIG. 4 is a detailed circuit diagram showing a waveform generating circuit in the embodiment;

FIG. 5A is a waveform diagram showing an example of a driving pulse to be applied to a piezoelectric element of the inkjet recording apparatus according to the embodiment;

FIG. 5B is a waveform diagram showing charge and discharge timing signals and voltage measurement timing signal in the case of the driving pulse as shown in FIG. 5A;

FIG. 6A is a waveform diagram showing an example of a driving pulse to be applied to a piezoelectric element for explanation of a voltage control opera-

25

40

tion of the embodiment;

FIG. 6B is a waveform diagram showing charge timing signal and voltage measurement timing signal in the case of the driving pulse as shown in FIG. 6A;

FIG. 7A is a waveform diagram showing another example of a driving pulse to be applied to a piezo-electric element for explanation of a voltage control operation of the embodiment; and

FIG. 7B is a waveform diagram showing charge timing signal and voltage measurement timing signal in the case of the driving pulse as shown in FIG. 7A;

[0013] Referring to Fig. 1, an inkjet recording apparatus has a control loop for controlling the waveform of a driving pulse by adjusting the peak voltage of the driving pulse while detecting the peak voltage applied to a piezoelectric element. More specifically, a controller 10 produces a voltage control signal depending on a detected driving voltage $V_{\rm M}$. The voltage control signal makes a variable-voltage source 11 produce a waveform control voltage which is output to a voltage-waveform controller 12. The voltage-waveform controller 12 produces a driving pulse whose waveform is controlled depending on the waveform control voltage and outputs it to an inkjet head 13 making use of a piezoelectric element.

[0014] The voltage V_{DRV} of the driving pulse is monitored by a driving voltage monitor 14 and the monitored voltage is sampled and converted into digital form by an analog-to-digital converter (ADC) 15 to produce the detected driving voltage V_M . The controller 10 compares the detected driving voltage V_M to a preset voltage and produces the voltage control signal so that the detected driving voltage V_M agrees with the preset voltage. The voltage control signal may be produced so that a difference of the detected driving voltage V_M and the preset voltage is reduced in units of a predetermined step. The more detailed descriptions will be made hereinafter.

[0015] Referring to Fig. 2, the controller 10 is comprised of a control processor 101, a read-only memory (ROM) 102 storing a program, and a timing generator 103. The control processor 101 is a program-controlled processor on which the program runs. Under control of the control processor 101 running the program, the timing generator 103 generates a charge timing signal S_{CHG} , a discharge timing signal S_{DCHG} and a sampling timing signal S_{ADC} which have predetermined pulse widths, respectively.

[0016] The control processor 101 produces a leading-edge form control signal S_{L} and a trailing-edge form control signal S_{T} depending on a difference of the detected driving voltage V_{M} and a preset voltage. The leading-edge form control signal S_{L} and the trailing-edge form control signal S_{T} are a voltage-setting signal

which is used to determine the peak voltage and the slopes of the leading edge and the trailing edge of the driving pulse as will be described hereinafter.

[0017] The variable-voltage source 11 may be formed with a digital-to-analog converter (DAC). In this embodiment, the variable-voltage source 11 is comprised of DA converters 104 and 105 which receive the leading-edge form control signal S_{L} and the trailing-edge form control signal S_{T} from the control processor 101, respectively. The DA converters 104 and 105 convert the control Signals S_{L} and S_{T} to analog voltages V_{L} and V_{T} respectively, which are output to the voltage-wave-form controller 12.

[0018] The voltage-waveform controller 12 is comprised of open/close switches SW_L and SW_T , variable current sources 106 and 107, an integrator circuit 108, and a current amplifier 109. The open/close switches SW_L and SW_T perform open/close operations according to the charge timing signal S_{CHG} and the discharge timing signal S_{DCHG} , respectively. The variable current sources 106 and 107 receive the analog voltages V_L and V_T from the DA converters 104 and 105 through the open/close switches SW_L and SW_T and produce a charge constant current I_{CHG} depending on the analog voltages V_L and V_T , respectively.

[0019] The integrator circuit 108 includes a capacitor C which is charged or discharged with the charge constant current I_{CHG} or the discharge constant current I_{DCHG} . The voltage V_C across the capacitor C is output to the current amplifier 109 which produces the driving pulse having a desired trapezoidal waveform. Since $I = C \times dV_C/dt$, the rate of increase of the voltage V_C is determined by the charge constant current I_{CHG} and the rate of decrease of the voltage V_C is determined by the discharge constant current I_{DCHG} . In other words, the leading-edge form of the driving pulse is determined by the analog voltages V_L and the trailing-edge form of the driving pulse is determined by the analog voltages V_T .

by a voltage divider 110 because the voltage V_{DRV} of the driving pulse is much higher than a voltage used in logic circuits. The resultant divided voltage is converted into digital form by an AD converter 111. The voltage divider 110 is comprised of a plurality of resistors connected in series.

[0021] The AD converter 111 samples a voltage from the divided voltage with the timing of the sampling timing signal $S_{\rm ADC}$ and then converts it into digital form to produce the detected voltage $V_{\rm M}.$ As will be described later, the sampling timing signal $S_{\rm ADC}$ is generated when the voltage $V_{\rm DRV}$ of the driving pulse is at the peak voltage of the trapezoidal waveform, in other words, at a time instant of the time period corresponding to the upper or shorter base of the trapezoidal waveform. The detected voltage $V_{\rm M}$ is output to the control processor 101 where the detected voltage $V_{\rm M}$ is compared to data of the preset voltage expected to be

applied to a piezoelectric element.

[0022] The voltage V_{DRV} of the driving pulse is also output to the inkjet head 13 and is applied to a selected piezoelectric element 112. Since the driving pulse is automatically set to the desired trapezoidal waveform having the expected peak voltage and slopes by the control loop adjusting the analog voltage V_L and V_T , the piezoelectric element 112 properly deforms with stability even in the case of a change in temperature, resulting in the stable quality of printing.

WAVEFORM CONTROL OPERATION

[0023] Referring to Fig. 3, when starting the program, the control processor 101 outputs initial control signals S_{L0} and S_{T0} to the DA converters 104 and 105, respectively (step S301). The initial control signals S_{L0} and S_{T0} are previously stored in the ROM 102 and are expected to provide a desired peak voltage of the driving pulse. The respective initial control signals S_{L0} and S_{T0} are converted to initial analog voltages V_{L0} and V_{T0} . In general, the analog voltages V_{L} and V_{T} are produced depending on the leading-edge and trailing-edge form control signals S_{L} and S_{T} , respectively (step S302).

[0024] The timing generator 103 outputs the charge timing signal S_{CHG} to the switch SW_L . The charge timing signal S_{CHG} causes the switch SW_L to be closed and the variable current source 106 outputs the charge constant current I_{CHG} to the integrator circuit 108. As the capacitor C is charged with the charge constant current I_{CHG} , the voltages V_C linearly increases and, when the charge timing signal S_{CHG} falls and the switch SW_L is open, the voltages V_C at that time is kept as a peak value. Therefore, the time-varying voltage V_{DRV} having such an upward slope and the peak value is applied to the piezoelectric elements 112 (step S303). The voltage divider 110 divides the voltage V_{DRV} to produce a divided voltage (step S304).

After a lapse of predetermined time interval, [0025] the control processor 101 instructs the timing generator 103 to output the sampling timing signal S_{ADC} to the AD converter 111. This causes the AD converter 111 to sample a voltage from the divided voltage with the timing of the sampling timing signal SADC and then converts it into digital form to produce the detected voltage V_M (step S305). Thereafter, the timing generator 103 outputs the discharge timing signal S_{DCHG} to the switch SW_T. The discharge timing signal S_{DCHG} causes the switch SW_T to be closed and the variable current source 107 provides the discharge constant current IDCHG to the integrator circuit 108. As the capacitor C is discharged with the discharge constant current I_{DCHG}, the voltages V_C linearly decreases and, when or before the discharge timing signal S_{DCHG} falls and the switch SW_T is open, the voltages V_C falls to the grounding level. [0026] When receiving the detected voltage V_M from

the AD converter 111, the control processor 101 determines whether the detected voltage $V_{\rm M}$ falls into a pre-

determined range around an expected voltage V_P (step S306). Here, the control processor 101 calculates an absolute difference between the detected voltage V_M and the expected voltage V_P and then compares the absolute difference to a permissible error ϵ . If the detected voltage V_M falls into the predetermined range around the expected voltage V_P (YES in step S306), the driving voltage setting control is terminated.

[0027] Contrarily, if the detected voltage V_{M} falls out of the predetermined range around the expected voltage V_P (NO in step S306), the control processor 101 determines whether the detected voltage V_M is higher than the expected voltage VP (step S307). When the detected voltage V_M is higher than the expected voltage V_P (YES in step S307), the control processor 101 decreases the leading-edge form control signal S₁ by a controlled amount (step S308). When the detected voltage V_M is not higher than the expected voltage V_P (NO in step S307), the control processor 101 increases the leading-edge form control signal S_L by a controlled amount (step S309). The controlled amount may be a fixed step or a variable step which increases depending on the absolute difference calculated in the step S306. [0028] When the leading-edge form control signal S_L has been updated, control goes back to the step S302 where the analog voltages V_L and V_T are produced depending on the leading-edge and trailing-edge form

ance with the leading-edge form control signal S_L . **[0029]** In this manner, the steps S302-S309 are repeatedly performed and the detected voltage V_M changes from the initial voltage to the expected voltage V_P while the driving pulse changing in upward and downward slopes thereof. Therefore, the waveform of the driving pulse applied to the piezoelectric element 112 is automatically adjusted.

control signals S_L and S_T , respectively. In general, the trailing-edge form control signal S_T varies in accord-

[0030] It is possible to replace the steps S3076-S309 with a table searching step in Fig. 3. More specifically, the controller 10 is provided with a table storing the leading-edge form control signal S_L and the trailing-edge form control signal S_T with respect to the difference of a detected voltage V_M and the expected voltage V_P When receiving the detected voltage V_M , the control processor 101 calculates the difference of the detected voltage V_M and the expected voltage V_P and searches the table for the difference to produce the corresponding control signals S_L and S_T .

VOLTAGE-WAVEFORM CONTROLLER

[0031] Fig. 4 shows the detailed circuit configuration of an example of the voltage-waveform controller 12. The switch SW_L is comprised of a transistor Q1 having a collector connected to the DA converter 104 through a resistor R1. The base of the transistor Q1 receives the charge timing signal S_{CHG} from the timing generator 103. The emitter of the transistor Q1 is connected to the

40

variable current source 106.

The variable current source 106 includes two stages of current mirror circuit. The first current mirror circuit is comprised of transistors Q2 and Q3. The base and collector of the transistor Q2 and the base of the transistor Q3 are connected in common to the emitter of the transistor Q1. The respective emitters of the transistors Q2 and Q3 are grounded through resistors R2 and R3. The collector of the transistor Q3 is connected to the second current mirror circuit through a resistor R4. The second current mirror circuit is comprised of transistors Q4 and Q5. The base and collector of the transistor Q4 and the base of the transistor Q4 are connected in common to the collector of the transistor Q3 through the resistor R4. The respective emitters of the transistors Q4 and Q5 are connected to power supply voltage V_{CC} through resistors R5 and R6. The collector of the transistor Q5 is connected to the integrator circuit 108 and the current amplifier 109. The two states of current mirror circuit is needed to match the logic voltage level of the DA converter 104 (here, +5V) with the power supply voltage V_{CC} (here, +30V).

[0033] The integrator circuit 108 is comprised of the capacitor C and diodes D1 and D2. The capacitor C is connected to the collector of the transistor Q5 through the diode D1 and to the variable current source 107 through the diode D2.

[0034] When the transistor Q1 is forced into conduction by the charge timing signal S_{CHG}, the analog voltages V_L of the DA converter 104 causes a constant current to flow through the resistors R1 and R2. This constant current activates the first and second current mirror circuits and the charge constant current I_{CHG} flows into the capacitor C through the diode D1 of the integrator circuit 108. As described before, the capacitor C is charged with the charge constant current I_{CHG} and the voltage V_C across the capacitor C increases linearly. On the other hand, the switch SW_T is comprised of a transistor Q6 having a collector connected to the DA converter 105 through a resistor R7. The base of the transistor Q6 receives the discharge timing signal S_{DCHG} from the timing generator 103. The emitter of the transistor Q6 is connected to the variable current source 107.

[0036] The variable current source 107 includes a current mirror circuit. The current mirror circuit is comprised of transistors Q7 and Q8. The base and collector of the transistor Q7 and the base of the transistor Q8 are connected in common to the emitter of the transistor Q6. The respective emitters of the transistors Q7 and Q8 are grounded through resistors R8 and R9. The collector of the transistor Q8 is connected to the capacitor C through the diode D2 of the integrator circuit 108.

[0037] When the transistor Q6 is forced into conduction by the charge timing signal S_{DCHG} , the analog voltages V_T of the DA converter 105 causes a constant current to flow though the resistors R7 and R8. This constant current activates the current mirror circuit and

the discharge constant current I_{DCHG} flows from the capacitor C through the diode D2 of the integrator circuit 108. As described before, the capacitor C is discharged with the discharge constant current I_{DCHG} and the voltage V_C across the capacitor C decreases linearly.

[0038] The current amplifier 109 is comprised of transistors Q9 and Q10. The collector of the transistor Q9 is connected to the power supply voltage $V_{\rm CC}$ and the emitter of the transistor Q9 is connected to that of the transistor Q10. The base of the transistor Q9 is connected to the collector of the transistor Q5 and that of the transistor Q10 is connected to the collector of the transistor Q8. The emitters of the transistors Q9 and Q10 are connected to the inkjet head 13 and the voltage divider 110. The current amplifier 109 provides an output current required to activate the piezoelectric element 112. Therefore, it is possible to use the integrator circuit 108 and the current mirror circuits with the lower rating thereof.

WAVEFORM ADJUSTMENT

[0039] Referring to Fig. 5A, the control processor 101 running the program has a desired peak voltage V_P of the driving pulse. As described before, the upward slope 501 and the downward slope 503 of the trapezoidal waveform are automatically determined by the peak voltage of the upper base thereof. Therefore, by adjusting the peak voltage, a desired waveform of the driving pulse can be obtained. The rising time of the upward slope 501 is determined by the charge timing signal S_{CHG} and the falling time of the downward slope 503 is determined by the discharge timing signal S_{DCHG} .

[0040] Referring to Fig. 5B, more specifically, the timing generator 103 outputs the charge timing signal $S_{\rm CHG}$ of a pulse width T_1 to the switch SW_L and thereby the switch SW_L is closed and the variable current source 106 outputs the charge constant current $I_{\rm CHG}$ to the integrator circuit 108. As the capacitor C is charged with the charge constant current $I_{\rm CHG}$, the voltages $V_{\rm C}$ across the capacitor C linearly increases to form the upward slope 501. When the charge timing signal $S_{\rm CHG}$ falls and the switch SW_L is open, the voltages $V_{\rm C}$ at that time is kept as the peak voltage to form the upper base 502. Therefore, the time-varying voltage $V_{\rm DRV}$ having such an upward slope and the peak voltage is applied to the piezoelectric elements 112.

[0041] After a lapse of predetermined time interval, the control processor 101 instructs the timing generator 103 to output the sampling timing signal S_{ADC} to the AD converter 111 and then receives the detected voltage V_{M} . After a further lapse of predetermined time interval, the timing generator 103 outputs the discharge timing signal S_{DCHG} of pulse width T_2 to the switch SW_T . The discharge timing signal S_{DCHG} causes the switch SW_T to be closed and the variable current source 107 provides the discharge constant current I_{DCHG} to the integrator circuit 108. As the capacitor C is discharged with

20

40

the discharge constant current I_{DCHG} , the voltages V_C across the capacitor C linearly decreases to form the downward slope 503 and, when or before the discharge timing signal S_{DCHG} falls and the switch SW_T is open, the driving voltage V_{DRV} falls to the grounding level.

[0042] Referring to Figs. 6A and 6B, when starting the program, the control processor 101 produces the initial control signals S_{1,0} and S_{T0} which are expected to provide the desired trapezoidal waveform of the driving pulse. In this initial state, when receiving the detected voltage V_M = V_{C1} lower than the expected peak voltage VP from the AD converter 111, the control processor 101 increases the leading-edge form control signal $S_{\scriptscriptstyle \rm I}\,$ by a fixed amount which will provide a predetermined voltage increase step ΔV_C . Accordingly, the driving voltage V_{DRV} linearly increases with an upward slope 601 corresponding to the updated peak voltage V_{C2} = V_{C1} + ΔV_{C} . In this manner, the control processor 101 repeatedly increases the leading-edge form control signal S_L in steps of the fixed amount until the peak voltage reaches the expected peak voltage V_P It is preferable that the initial control signal S_{L0} is set to a lower value so that the detected voltage $V_{\mbox{\scriptsize M}}$ is lower than the expected peak voltage V_P

[0043] Contrarily, when receiving the detected voltage V $_{\rm M}$ = V $_{\rm D1}$ higher than the expected peak voltage V $_{\rm P}$ from the AD converter 111, the control processor 101 decreases the leading-edge form control signal S $_{\rm L}$ by a fixed amount which will provide a predetermined voltage decrease step $\Delta V_{\rm D}$. Accordingly, the driving voltage V $_{\rm DRV}$ linearly decreases with a downward slope 602 corresponding to the updated peak voltage V $_{\rm D2}$ = V $_{\rm D1}$ - $\Delta V_{\rm D}$. In this manner, the control processor 101 repeatedly decreases the leading-edge form control signal S $_{\rm L}$ in steps of the fixed amount until the peak voltage reaches the expected peak voltage V $_{\rm P}$

[0044] As described before, the increase/decrease rate may be a variable step which increases or decreases depending on the absolute difference of the detected voltage and the expected peak voltage.

[0045] According to such waveform adjustment, the waveform of a driving pulse can be properly adjusted to stabilize the ink droplet ejection even in the case of variations of circuit parameters due to a change of ambient temperature.

[0046] Referring to Figs. 7A and 7B, the present invention can be also applied to the case of negative peak voltage. Since the operation is basically similar to that of the case as shown in Fig. 6A and 6B, the detailed descriptions are omitted.

[0047] While the invention has been described with reference to the specific embodiment thereof, it will be appreciated by those skilled in the art that numerous variations, and modifications are possible, and accordingly, all such variations, modifications, and combinations are to be regarded as being within the scope of the invention.

Claims

- A control system for controlling a driving pulse applied to a piezoelectric element of an inkjet head, characterized by comprising:
 - a variable-voltage source (104, 105) for producing a control voltage (V_L , V_T) depending on a control signal (S_L , S_T);
 - a pulse generator (SW_L , SW_T , 106-109) for generating a driving pulse (V_{DRV}) having a voltage waveform with a slope determined depending on the control voltage;
 - a monitor (110, 111) for monitoring a peak voltage of the driving pulse; and
 - a controller (101) for adjusting the control signal so that the peak voltage reaches a predetermined voltage.
- The control system according to claim 1, wherein the controller changes the control signal in steps of a predetermined amount until the peak voltage falls into a permissible range around the predetermined voltage.
- 3. The control system according to claim 1, wherein the controller changes the control signal by a variable amount varying depending on a difference of the peak voltage and the predetermined voltage until the peak voltage falls into a permissible range around the predetermined voltage.
- 4. The control system according to claim 2 or 3, wherein the controller initially sets the control signal to a lower value so that the peak voltage is lower than the predetermined voltage by more than a predetermined permissible error.
- 5. The control system according to claim 1, wherein the controller calculates a difference between the peak voltage and the predetermined voltage and adjusting the control signal so that the difference is reduced.
- 45 **6.** The control system according to claim 1, wherein the controller comprises:
 - a calculator for calculating a difference between the peak voltage and the predetermined voltage;
 - a table for storing a plurality of control signals respectively corresponding to differences between peak voltages and the predetermined voltage; and
 - a searcher for searching the table for a calculated difference to produce the control signal corresponding to the calculated difference.

15

20

25

7. The control system according to claim 1, wherein the pulse generator comprises:

11

a constant-current source (106, 107) for producing a constant current which is determined by the control voltage;

a waveform forming circuit (SW_I, SW_T, 108) for forming the voltage waveform with the slope formed by integration of the constant current;

an output circuit (109) for providing the driving pulse based on the voltage waveform.

- 8. The control system according to claim 7, wherein a peak voltage of the voltage waveform is determined by the constant current with a predetermined integration time period.
- 9. A control system for controlling a driving pulse applied to a piezoelectric element of an inkjet head, characterized by comprising:

a variable-voltage source (104, 105) for producing first and second control voltages depending on first and second control signals; a constant-current source (106, 107) for producing first and second constant currents determined by the first and second control voltages, respectively;

a waveform forming circuit (SWL, SWT, 103, 108) for producing a voltage pulse having the voltage waveform by charging a capacitor with the first constant current for a first predetermined time period and then discharging the capacitor with the second constant current for a second predetermined time period;

an amplifier (109) for amplifying the voltage pulse to produce the driving pulse;

a monitor (110, 111) for monitoring a peak voltage of the driving pulse; and

a controller (101) adjusts the first control signal so that the peak voltage reaches the predetermined voltage.

10. The control system according to claim 9, wherein the waveform forming circuit comprises:

> a timing generator (103) for generating a first timing pulse having a pulse width of the first predetermined time period and a second timing pulse having a pulse width of the second predetermined time period, wherein there is a predetermined time interval between a trailing edge of the first timing pulse and a leading edge of the second timing pulse; and a waveform controller (SW_I, SW_T, 108) for producing the voltage pulse having a trapezoidal waveform where a leading-edge slope and a

height of the trapezoidal waveform is determined by the first constant current, a trailingedge slope is determined by the second constant current.

- 11. The control system according to claim 9, wherein the controller changes the first control signal in steps of a predetermined amount until the peak voltage falls into a permissible range around the predetermined voltage.
- 12. The control system according to claim 9, wherein the controller changes the first control signal by a variable amount varying depending on a difference of the peak voltage and the predetermined voltage until the peak voltage falls into a permissible range around the predetermined voltage.
- 13. The control system according to claim 9, wherein the controller calculates a difference between the peak voltage and the predetermined voltage and adjusting the first control signal so that the difference is reduced.
- 14. The control system according to claim 9, wherein the controller comprises:

a calculator for calculating a difference between the peak voltage and the predetermined voltage;

a table for storing a plurality of first control signals respectively corresponding to differences between peak voltages and the predetermined voltage; and

a searcher for searching the table for a calculated difference to produce the first control signal corresponding to the calculated difference.

- 15. A control method for controlling a driving pulse 40 applied to a piezoelectric element of an inkjet head, characterized by comprising the steps of:
 - a) producing a control voltage depending on a control signal;
 - b) generating a driving pulse having a voltage waveform with a slope determined depending on the control voltage;
 - c) monitoring a peak voltage of the driving pulse; and
 - d) adjusting the control signal so that the peak voltage reaches a predetermined voltage.
 - 16. The control method according to claim 15, wherein, in the step d), the control signal is changed in steps of a predetermined amount until the peak voltage falls into a permissible range around the predetermined voltage.

55

20

35

40

45

50


55

- 17. The control method according to claim 15, wherein, in the step d), the control signal is changed by a variable amount varying depending on a difference of the peak voltage and the predetermined voltage until the peak voltage falls into a permissible range around the predetermined voltage.
- 18. The control method according to claim 16 or 17, wherein the control signal is initially set to a lower value so that the peak voltage is lower than the predetermined voltage by more than a predetermined permissible error.
- **19.** The control method according to claim 15, wherein the step d) comprises the steps of:

calculating a difference between the peak voltage and the predetermined voltage; and adjusting the control signal so that the difference is reduced.

20. The control method according to claim 15, wherein the step d) comprises the steps of:

calculating a difference between the peak voltage and the predetermined voltage; storing a plurality of control signals respectively corresponding to differences between peak voltages and the predetermined voltage; and searching the table for a calculated difference to produce the control signal corresponding to the calculated difference.






FIG. 3








FIG. 4











Europäisches Patentamt **European Patent Office** Office européen des brevets



EP 0 899 102 A3 (11)

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3: 08.12.1999 Bulletin 1999/49 (51) Int. Cl.6: **B41J 2/045**

(43) Date of publication A2: 03.03.1999 Bulletin 1999/09

(21) Application number: 98115526.0

(22) Date of filing: 18.08.1998

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

Designated Extension States: AL LT LV MK RO SI

(30) Priority: 18.08.1997 JP 22166097

(71) Applicant: NEC CORPORATION Tokyo (JP)

(72) Inventor:

Kondou, Masaaki c/o NEC Niigata, Ltd. Kashiwazaki-shi, Niigata (JP)


(74) Representative:

Glawe, Delfs, Moll & Partner Patentanwälte Postfach 26 01 62 80058 München (DE)

(54)Inkjet head control system and method

(57)A control system for controlling a driving pulse applied to a piezoelectric element (112) of an inkjet head is disclosed. A variable-voltage source (104, 105) produces a control voltage (V_L, V_T) depending on a control signal (SL, ST) and a pulse generator (SW_I, SW_T, 106-109) generates the driving pulse (VDRV) having a

voltage waveform with a slope determined depending on the control voltage. A peak voltage of the driving pulse is monitored by a monitor (110, 111) and the control signal is adjusted so that the peak voltage (V_M) reaches a predetermined voltage (VP).



EP 0 899 102 A3



EUROPEAN SEARCH REPORT

Application Number EP 98 11 5526

	DOCUMENTS CONSIDE	RED TO BE RELEVANT	·	
Category	Citation of document with indi- of relevant passag		Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
A D	DATABASE WPI 'Online DERWENT PUBLICATIONS AN 1996-272137 - Week XP002117621 * abstract * & JP 08 112894 A (SE 7 May 1996 (1996-05-0	LTD., LONDON, GB (9628, IKO EPSON CORP)	1,9,15	B41J2/045
A	PATENT ABSTRACTS OF vol. 199, no. 712, 25 December 1997 (1998 JP 09 201963 A (SE 5 August 1997 (1997-04 abstract *	97-12-25) IKO EPSON CORP),	1,9,15	
Α	PATENT ABSTRACTS OF vol. 199, no. 711, 28 November 1997 (199 & JP 09 187949 A (SE 22 July 1997 (1997-0) * abstract *	97-11-28) IKO EPSON CORP),	1,9,15	TECHNICAL FIELDS SEARCHED (Int.Cl.6)
D,A	PATENT ABSTRACTS OF vol. 18, no. 526 (M-5 October 1994 (1994 & JP 06 182993 A (SE 5 July 1994 (1994-07 * abstract *	1683), -10-05) IKO EPSON CORP),	1,9,15	B41J
	The present search report has be	een drawn up for all claims		
	Place of search	Date of completion of the search	7	Examiner
	THE HAGUE	5 October 1999	Wel	hr, W
X : pai Y : pai doo A : ted O : no	CATEGORY OF CITED DOCUMENTS ticularly relevant if taken alone ticularly relevant if combined with anothe tument of the same category hnological background n-written disclosure ermediate document	E : earlier pater after the filin er D : document c L : document c	nciple underlying the the document, but put g date ited in the application ted for other reasons the same patent fam	olished on, or n s

ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 98 11 5526

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

05-10-1999

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
JP 8112894 A	07-05-1996	NONE	
JP 09201963 A	05-08-1997	NONE	
JP 09187949 A	22-07-1997	NONE	
JP 06182993 A	05-07-1994	NONE	

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82